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Abstract 
A complete VHDL model of bistables including their 
metastable operation is presented. An RS-NAND latch 
has been modelled as a basic structure, orienting its 
implementation towards its inclusion in a cell library. 
Two applications are included: description of a more 
complex latch (D-type) and description of a circuit con- 
taining three latches where metastable signals are prop- 
agated. Simulation results show that the presented niodel 
provides very realistic information about the device 
behavior, which until now had to be obtained through 
electric simulation. 
1: Introduction 
Precise modelling of real digital systems or compo- 
nents through VHDL is an interesting task if we wish. on 
one hand, to maintain the inherent advantages of high 
level modelling and simulation, and on the other, ade- 
quately describe these circuits. The simplicity of describ- 
ing digital circuits is seriously affected when their 
performance is not ideal, or simply when, for specific 
applications, they must be modelled most precisely. In 
many applications, the logic abstraction level for circuit 
descriptions requires a precise behavior model of its 
components. In our case, we refer to memory elements 
operating in metastability. 
This communication presents real descriptions of dig- 
ital memory elements like RS-type asynchronous 
latches, and their use to describe D-type level-sensitive 
bistables. These elements are indispensable to perform 
sequential systems. The VHDL description found in lit- 
erature of this type of elements only takes into account 
normal behavior, or in some cases. has implemented rou- 
tines to detect abnormal behavior [ 1.21; we encountered 
no reference in literature regarding the behavior model- 
ling of memory elements when these operate abnormally 
or in metastability. The importance of this model lies not 
only in the device itself, but also in the pernicious influ- 
ence that this circuit may have on its environment, which 
can also be modelled. The objective of this communica- 
tion is the implementation of VHDL routines for metast- 
able behavior modelling. 
This paper is structured as follows: Section 2 is a brief 
review of the aspects related to metastability in bistables; 
Section 3 includes VHDL models of generated latches: 
and Section 4 presents and discusses two applications of 
the model generated. Appendix A presents graphic and 
numerical results of simulations made with these models. 
2: Metastable operation in bistables 
When a bistable is triggered by signals violating its 
time restrictions (setup lime, hold time,...), it operates at 
a point of unstable equilibrium called metastable state 
[3-5]. These excitations. also called marginal triggering, 
drive the bistable from one stable state to the metastable 
state. to resolve one of the logical stable states after a 
time which depends on the bistable and the marginal trig- 
gering itself. The metastable operation may be modelled 
assuming that the logic value of the bistable output is 
indefinite for an unbounded interval of time, after a mar- 
ginal triggering. Consequently, metastability is a poten- 
tial source of errors, which is why we consider most 
interesting the contemplation of simulation processes of 
this phenomenon. At a functional level, the main prob- 
lems are. on one hand, determine which marginal excita- 
tions lead to metastable operation of the bistable, and on 
the other, for a specific marginal triggering, what is the 
time that the output maintain an indefinite value and 
what is the final state reached. 
The approach that we consider most adequate is to 
model the basic bistable (that present basic metastable 
operation), and from this, model more complex bistables. 
For this reason, initially we will only consider the case 
of an RS-type latch constructed with crossed NAND 
gates (Figure la). The case of an RS latch constructed 




Figure 1. Marginal triggering conditions for RS-NAND latch. 
with NOR gates is equivalent and is not presented for 
brevity in the communication. 
The excitations causing metastability in the RS- 
NAND latch are: 
a) Violation of the hold time (Thold): The time inter- 
val (8) between the rise of the R signal and the rise of the 
S signal is less than the hold time (Figure lb). 
b) Violation of the setup time (Tsetup): The time inter-’ 
val (8) between the rise of the S signal and the rise of the 
R signal is less than the setup time (Figure IC). 
c) Violation of the minimum pulse width: A narrow 
pulse (width less than Twfil) is filtered by the latch due 
to its inertial effect, and a pulse wider than Twmin makes 
the latch operate normally. If its width is intermediate 
(runt pulse) it may cause metastability, when the state 
imposed by the pulse does not coincide with the stored 
state (Figures Id and le). 
The parameters cited (Tsetup. Thold. Twfil, Twmin) 
depend on the bistable implementation. 
Numerous work for different types of bistables and 
technologies have been presented to adequately model 
metastable operation of bistables. A model amply used, 
both theoretically [ 5 ]  and experimentally [3] is the so- 
called exponential model, which provides a reasonably 
simple explanation of the metastability of any bistable. 
This model establishes the existence of an exponential 
relation between the minimum residence time in metast- 
able state of a bistable (tr) and the time interval (AT(tr)) 
in the excitation space within the critical input timing 
window. Algebraically [51: 
1pd.r -tr/r AT(tr) = 6e  e trxpn (1) 
where 6 is the width of the critical input timing win- 
dow, tpn the normal propagation time outside of the crit- 
ical input timing window, and ‘5 is a parameter whose 
value depends on each bistable. Usually, RS-NAND 
latches are symmetric. Then, a graphic representation of 
I ’  
; :  Tsetup 
a) critical input timin ti%; (1) 
Figure 2. Criiical input timing for the RS-NAND latch: 
a) simultaneous transition of R and S; b) runt pulses. 
the model is presented in Figure .La, for those cases of 
violation of setup and hold. and in Figure 2b, for the case 
of metastability for a runt pulse. 
In the case of near or simultaneous transition of the R 
and S signals (Figure 2a) we represent on the x-axis the 
time interval “g” existing between the transitions of both 
signals, and on the y-axis the bistable resolution time 
“tr”. For this type of marginal triggering, AT@) = 2g(tr) 
and 6=2*Tsetup, since Tsetup=Thold for symmetric 
bistables. With this model, we obtain from expression (1) 
the following expression for entering metastability due 
to the violation of setup or of hold: 
Tsetup 
8 
tr = tpn+dog (-) 
Thus, the bistable presents normal propagation time 
(tpn) outside of the critical input timing region and when 
entering metastability, the normal propagation time 
increases by a quantity that depends on the T parameter, 
on the time interval g, and on the time parameter Tsetup. 
For the case of excitation by a runt pulse, the critical 
input timing window is the shown in Figure 2b. Upon 
assuming symmetric bistables, the window is symmetric 
for tr > tpn. This is equivalent to assuming that all pulses 
of width Twfil<Tw<Twmin provoke metastability. The 
center of the window coincides with the width of pulse 
T=(Twfil + Twmin)/2. In the limit where Tw=Twmin, tr 
equals tpn. and we can determine from Figure 2b that 
AT(tpn) = 6 = Twmin-Twfil 
and from (1) we deduce that: 
f tr = tpn+,‘ 
ZI 
) (3) Twmin-Twfil 
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Eqs. (2) and (3) are the core of the proposed model. 
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3: Modelling in VHDL 
Our approximation consists of declaring the bistable 
as a component, to which arguments are passed as a 
group of parameters, depending on the technology and 
type of bistables. These parameters include those relat- 
ing to metastable operation (7). When this element is 
invoked from a VDHL file, a sequential algorithm is exe- 
cuted, in such a way that it generates the output wave- 
forms from changes in the input signals. 
With the strategy presented. the user must know the 7 
value appropriate for the type of bistable used. This may 
be inconvenient since this data does not usually appear in 
the library catalogues of bistables. However, this param- 
eter can be measured experimentally [3] or by electric 
simulation [4]. 
First, let us consider a simple model of this type of 
latch (Figure 3). Basically, the file consists of an entity 
declaration and an architectural body. in which all possi- 
ble combinations of the input and output corresponding 
to each of them are covered by an if-else clause. 
c i t y  latchrs is I 
genericttpn: time); --tpn: normal propagation delay 
port( R, S :  in bit; QQb: out bit-vector (1 downto 0 1 )  
end latchrs; 
architecture logical of latchrs is 
begin 
process 
variable RS: bit-vector (1 downto 0); 
begin 
wait on R,S; 
RS:=RhS; 
if RS='10' then 
elsif RS='Ol' then 
elsif RS='OO' then 
end if; 
QQb<='10' after tpn; 
QQb<=*Ol' after tpn; 
QQb<= '1 1 ' after tpn ; 
end process; 
-2nd logical; 
Figure 3. VHDL description of a simple model of an RS latch 
Some routines to detect violations of the time parame- 
ters (setup, hold, or pulse width) appear in [1.2]. imple- 
mented as procedures that run whenever there is a change 
in the input signals. These verification procedures run 
assert-report statements in the case of time violation and 
are included in our models. However, these concurrent 
instructions only detect the existence of metastable 
behavior and do not model the behavior of the device 
under these conditions. Figure 4 presents the code that 
reflects such behavior. The model is obtained through a 
process which distinguishes five parts: one for normal 
behavior, and the other four describe the metastable 
behavior for the four causes mentioned: violation of 
hold, setup, S-runt pulse and R-runt pulse. 
5ibrary WORK; 
use WORK.functions.al1; 
entity latchrsnand is 
generic( tpn.tsetup,tau,?*rfil.Twnin: time); 
port( R, S: in MVL; QQb: out MVLvector (1 downto 0)); 
end latchrsnandi 
architecture logical of latchrsnand is 
type MVL is ('X','O','l'); 





variable RS: MVL-vector (1 downto 0); 
begin 
wait on R,S; 
RS:=R&S; --variable introducted for simplicity 
if RS='10' then 
if (not S'stable) then 
end if; 
o<= '1 ' ; 
QQb<='10' after tpn; 
if (not R'stable) then 
end if; 
0<='0'; 
QQb<='Ol' after tpn; 
flagR<='O'; flagS<='O'; 
0<='l'; 
QQb<='ll' after tpn; 
flagS<='l'; 
elsif RS='Ol' then 
flagR<='l'; 
elsif RS='OO' then 
elsif (not R'stable and S'last-event<Tsetup) ther 
*In this space, code for setup violation is included (Figure 5)' 
elsif (not S'stable and R'last-eventCTsetup) ther 
*In this space, code for hold violation is included;+ 
elsif (not S'stable and flagSE'1' and flagS'las. 
t-event<nJmin and o'last~value='0'1 then 
+In this space, code for S-runt violation is included (Figure 6)' 
elsif (not R'stable and flagR='l' and flagR'las. 
t-event<Min and o'last-value='l'l then 







Figure 4.Proposed VHDL description of the RS-NAND latch. 
The first part of the description, called normal behav- 
ior. coincides with the basic model of an RS bistable 
without metastability. The signals "BagS", "flagR" and 
"0" are introduced as auxiliary signals that will be used 
later to describe the metastable behavior. The signal "0" 
stores the value of the output signal " Q ,  which. since it 
is declared in  out mode cannot be read. The signals flags 
and llagR are used to determine at which instant the sig- 
nals S and R experienced their last transition. These data 
will be used to measure the width of pulses R and S. 
The detection of metastability is evaluated for each of 
the four last if-else clauses. and the corresponding code 
lines run if conditions are met. Appendix A presents sim- 
ulation results of the implemented model. 
Another modification included is the declaration of 
MVL (Multi-Valued Logic) signals in addition to logic 
levels. The definition of this type of signals (Figure 4) 
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includes a third level, 'X', that we will use indistinctly to 
indicate both indeterminate signals and metastable 
behavior. This definition is necessary to distinguish nor- 
mal operation from metastable operation with two pmtic- 
ular intentions: 
a)Reflect the inherent logic indetermination of metast- 
able behavior. 
b)Model the transmission of the metastable state from 
one bistable to another or to any other device that is in 
contact with the latch. 
3.1: Setup violation 
G s e r t  S'last-event<tsetup report 'setup violation- 
severity note; 
flagR<='O'; flagS<='O'; 
if S'last-event<=O.O01*tsetup then 
else 
end if; 
wait until R='O' or S='O' for tpn+tau*ln(tsetup,aux 
if R='O' then 
C x = ' O '  ; 
QQix=*Ol' after tpn; 
oc='l'; 
QQkx=*lO' after tpn; 
O < = ' O ' ;  




elsif S='O' then 
el se 
. end if; 
package "functions", Figure 7). or be available in a math- 
ematical library. 
d) The wait clause presents two break conditions, 
(R='O or S='O'). that indicate, if there is a change in the 
R or S signals during metastability, new final states are 
reached (QQb="Ol" if the reset signal falls. or QQb="lO" 
if the set signal falls). If the metastable state ends natu- 
rally, the final state reached is QQb="Ol", since the tran- 
sition provoking metastability was RS: 00 -> (01) -> 11. 
This implies that we find ourselves on the right-hand side 
of the window in Figure 2a. 
3.2: Hold violation 
Basically, the description equals that of setup viola- 
tion, with the exception that the roles of the R and S sig- 
nals are exchanged here. If the input signals do not 
change, once metastability ends the final state is the 
opposite of that defined in the case of setup violation: 
QQb="lO", since the transition provoking metastability 
was RS: 00 -> (10) -> 11. This is thesame as stating that 
we find ourselves on the left-hand side of the window in 
Figure 2a. Thus. for symmetry the hold time is identical 
to that of setup. for which Thold does not appear as a 
parameter, and Tsetup is used instead. 
~ ~ ~~ 
Figure 5. VHDL code for setup violation. 
Basically, what is evaluated for the detection of 
metastability provoked by setup violation is the sepan- 
tion existing between the rise of the R signal (at that 
instant) and the last rise of the S signal. If this separation 
is less than Tsetup, metastability is entered. The follow- 
ing is an explanation of the code: 
a) Line 2 resets the value of the signals flagR and Hag 
S, indicating that there is no possibility of runt pulse. 
This implies that we consider that there is only one 
simultaneous cause of metastability. 
b) The following if-else clause avoids exact simulta- 
neous transition between R and S (g=O). In this case. 
according to (1) the resolution time would be infinite. 
and should be avoided because it is not realistic. since 
probabilistically there is always some cause that makes 
the bistable switch towards one state or another in a finite 
time. The proposed solution deviates the center of the 
marginal window a thousandth part of the selup time. 
obtaining finite resolution time. The auxiliary variable 
"aux" stores the value of g. 
c) Outputs Q and Qb are loaded with the indcfinite 
value X after a zero settling time when the marginal trig- 
gering occurs, and remain in this state during the time: 
rpn +rau*ln(tsefuy/aux); this is the effective time inter- 
val of metastability according to (2). The function 
In(a,b)=ln(a/b) should be implemented to this effect (see 
3.3: S-runt pulse violation 
The detection of metastability provoked by runt pulse 
is somewhat more complicated. To detect the presence of 
a pulse and measure its width, an auxiliary signal (flags 
or flagR) is necessary to identify the last signal transi- 
tion. At the same time, the state of the bistable output 
must be known, since only a pulse may provoke metast- 
ability if the bistnblc state tries to change by pulse action. 
Metastability is only provoked by pulses whose interme- 
diate widlhs are between TwIil and Twmin. 
Figure 6 presents the VHDL code corresponding to the 
violation of S-pulse runt. The following is an explanation 
of the code: 
a) The first if-else clause is introduced to filter pulses 
of width lower than TwfiI. and the final state reached is 
exactly the previous one stored (QQb="Ol"). 
b) Concerning intermediate pulses. let us consider two 
parts of thc algorithm. according to pulse width --more 
or less than (Twfil+Twmin)/2. If (Twfil+Twmin)/2 < Tw 
<Twmin. the pulse is wide enough to change the state, 
even though it causes metastability (first part of the algo- 
rithm). If TwfiI<Tw<(Twfil+Twmin)/2, the pulse is nar- 
row enough to not provoke a change in state, even though 
i t  causes metastability (second part of the algorithm). 
These two cases are included in the main if-else clause. 
c) Since we have considered the point in time of infi- 
nite resolution. once again due to symmetry, at the point 
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&sea (not S'stable and flagS='l' and flagS'last-event\ 
awnin and o'last-value='O') report 'S-runt violation' se 
verity note; 
if flagS'last-.vent<~fil then 
elsif flagS'last_~~tz=0.5*('Ilrfil+l\nnin) then 
a w ~ - O . O O O ~ * ( ~ f i l + ~ i n ) ;  
aw:=f lagS' last -avant-0 .5*(Twfi l+~in);  




QQa. -xx . r  
wait until R='O' or S='O' for tpn+tau+ln(O,5*(l"in 
i f  R='O' then 
elsif S='O' then 
el ae 
end if; 




wait until R-'0 '  or S = ' O '  for tpn+tau*ln(O.S* I"in
if R='O' then 
elsif S = ' O '  then 
el se 
end if; 
Tufil) , a w ) ;  
oc='O'; QQk~s .01 '  after tpn; 





nfil) , a m )  ; 
o<='O'; Q Q k = ' O l *  after tpn; 
o<='l'; QQbc='lO' after tpn; 
o<='O'; QQb<='Ol'; 
end if: 
<lagR<='O'; flagS<='O'; / 
Figure 6. VHDL code for S-runt violation. 
(Twlil+Twmin)/Z, pulses of this exact width are "devi- 
ated" in a thousandth of this value. so that the resolution 
time is finite. The auxiliary variable "aux" stores the 
value of the time interval, according to (3). 
d) Outputs Q and Qb are loaded with the indefinite 
value X after a zero settling time when the marginal trig- 
gering occurs, and remain in this state during the time: 
tpn +tau*ln(rsetuplaux); this is the effective time inler- 
val of metastability according to (3). 
e) The wait clause presents two break conditions, 
(R='O' or S='O) indicating, if there is a change in the R or 
S signals during metastability. new final states arc 
reached (QQb="Ol" if the reset signal falls. or QQb="lO" 
if the set signal falls). If the metastable state ends natu- 
rally, the final state reached is QQb="lO". if pulse widlh 
is TwfikTw<(Twfil+Twmin)/2. This implies that we find 
ourselves on the right-hand side of the window in  Figure 
2b. Otherwise, if pulse width is (Twfil+Twmin)/2 c Tw 
<Twmin, the state remains (QQb="Ol") i.e. we find our- 
selves on the left-hand side of the window in  Figure 2b. 
3.4: R-runt pulse violation 
The case of R-runt pulse violation is very similar to 
that developed for the S-runt pulse violation. Only the 
final state and the metastability detection conditions 
change. Also, the R and S signals are interchanged. The 
parameters (Twmin and Twfil) are lhe same since the 
bistable is considered symmetric. The final state reached 
is QQb="Ol". if the pulse width is (Tivfil+livmin)/ 
2eTweTwmin. If the pulse width is T i v f i l a < ( T w -  
fil+Twmin)/2. the final state is QQb="lO", that is, the 
state does not change. If the pulse width is livfibTw, the 
pulse is filtered and the final state is QQb"l0". 
3.5: Package 
dckage body functions is 
function ln(T,J: T I E )  retum REAL is 
variable P:INTECER:=l; 
vas iable result :REAL: =O .O  ; 
variable 1,Q: REAL:=l.O; 
begin 
Q:=l.O-real (J/ns) /real(T/ns); 
1 W P  
if (l.O/I)*(Q**P) < O.Ol*result then 
end if; 






.end functions; 1 
Figure 7. Package "functions". 
The package "functions" (Figure 7) contains an algo- 
rithm capable of calculating the natural logarithm of the 
quotient of two numbers, with less than 1% error. The 
function In(a.b) has two TIME parameters as arguments 
and returns a REAL value (log(a/b)). Implementation of 
this algorithm is based on an iterative cycle which com- 
putes in each cycle one term of the series: 
1 
2 3 
logs= ( y ) + T  x - 1  1 (?) x - 1  + T  1 (7)x - 1  + ....... x r  2 
The requirement of x W 2  is not a limitation, since we 
evaluate the logarithm for arguments larger than 1. 
4: Applications 
Two applications have been carried out to check the 
effectiveness of the implemented model. The first is the 
implcmentation of a D-latch containing an RS-NAND 
latch as the memory element. The second tries to demon- 
strate that a bistable in metastability can be the cause of 
emor when its metastable state is read by two other 
bistables and each reads a different value. 
4.1: Model of a D-type latch 
We are going to construct a D-type latch model using 
the model of the RS-NAND latch presented previously. 
The objective is to check if the descriptive model of the 
metastability is valid when we include the RS latch in 
another circuit. For this we will use the structure of the 
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RS-NAND 
Lo z b  
,+ 1 D  D 
Figure 8. D-Latch composed of an RS-Latch. 
D-latch shown in Figure 8. The code implemented to 
describe the D latch is shown in Figure 9. The operation 
mode is simple: input data (D) passes to output (Q) when 
condition LOAD=l is true and there is a variation of any 
signal present in the wait clause (LOAD. D. Db). 
Ctity latchd is 
end latchd; 
architecture logical of latchd is 
component latchrsnand 
port (D.LOAD: in MVL; QQb: out MVL-vector (1 downto 0)) ; 
generic(tpn,tsetup,tau,Twfil,Twmin: time); 
port (R,S:in MVL;QQb:out MVL-vector (1 downto 011; 
end component; 
signal Db,R,S:)NL:=’O‘; 
for all: latchrsnand use entity WORK.latchrsnand(logi- 
cal) ; 
begin 
C1:latchrsnand generic map (4 ns, 4 ns, 1.8 ns, 1 ns, 4 
ns) port map (R.S,QQb); 
process 
begin 
wait on D,Db.LOAD; 
Db<=not D after 1 ns; 
R<=LOAD nand Db after 1 ns; 
&=LOAD nand D after 1 ns: 
end process; 
end logical; 
Figure 9. Model for a D-Latch using the proposed RS-latch. 
Since the input inverter makes R and S appear perma- 
nently complemented, the D latch may only enter metast- 
ability provoked by a runt pulse in the RS latch. 
Simulation results are included in Appendix A showing 
how D-latch enters in metastability and at the same time. 
how the behavior is close to that expected. 
4.2: Error caused by metastability 
A case presenting the metastability as a cause of prop- 
agating errors is the circuit of Figure 10. This shows how 
the output of an RS latch (Ll) drive the two synchronous 
RS latches (L2 and L3). The presence of a small skew 
between the two load signals of the latches. together with 
the entry into metastability of latch Ll  may cause latch 
L2 and L3 to capture different logic values. This is a 
classic example of the undesired effects of metastability. 
I.3 
5: Conclusions 
A complete VHDL model of bistables has been pre- 
sented. This model includes normal behavior and the so- 
called exponential model of its mestastable behavior. Its 
application to the analysis of circuits with timing prob- 
lems allows not only to detect the problem itself (metast- 
ability) but also to know its evolution depending on the 
time restriction violations. Thus. the utility of the pro- 
posed model is its ability to perform realistic simulation 
of systems. To develop the model, we have faced some 
problems related to the treatment of TIME, but have been 
resolved via specific solutions. The core of the imple- 
mentation is the model of the basic memory element 
(RS-NAND latch). Thus, the modelling of more complex 
bistables is quite straightforward, presenting a D-latch as 
an example. In a similar way. we have used the proposed 
model to show how a circuit with three latches can be a 
source of fatal errors caused by metastability transmis- 
sion in one of its latches. 
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APPENDIX A 
Simulation results. Parameters of RS-latch are: 
tpn=4ns.tsetup=4ns.tau= 1 Ons.Twfil=l ns.Twmin4ns 
nut I I I 
4 n $2 1 
RS-NAND latch under setup violation. g = 1 ns, tr = 17 ns. 
I 
J 
I I I 
1 ‘7 I c 
TIME I 
D-latch (R-Runt pulse violation). tr = 7 ns. 
Figure 10. Error induced in L2 y L3 by metastability in L1. 
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